CoreTech Chip Solutions
CoreTech Chip Solutions
  • Home
  • FPGA IP
  • About Us
  • More
    • Home
    • FPGA IP
    • About Us
  • Home
  • FPGA IP
  • About Us

Welcome to the DSP and Math Cores Product Page

Area optimized FFT and IFFT cores with flexible memory buffers, bit widths, and transform sizes

FFT Area Optimized IP Core

Performance optimized streaming FFT/IFFT core

FFT Performance Optimized IP Core

Area optimized FIR Filter cores and fully enumerated single cycle FIR cores available

Area Optimized FIR Core

Complex multiplier core with support up to 32 bits x 32 bits

Complex Multiplier Core

Galois Field Polynomial Multiplier IP with flexible bit widths (16 to 128 bits)

GF Poly Multiplier Core

Highly optimized 32x32 Booth multiplier core – pipe-lined, signed or unsigned

General Purpose Multiplier

Square root core – pipelined single cycle or multi-cycle options

Square Root Core

Divider core - pipe-lined single cycle or multi-cycle options

Digital Divider Core

Export Licensing

There are no export licensing restrictions with this IP

CoreTech Chip Solutions, LLC

Copyright © 2025 CoreTech Chip Solutions, LLC

All Rights Reserved.

Powered by

This website uses cookies.

We use cookies to analyze website traffic and optimize your website experience. By accepting our use of cookies, your data will be aggregated with all other user data.

Accept